FPGA Weekly Meetings 2016 W 5

Next Tuesday

Bartosz Dziedzic will introduce how Emacs can speed up VHDL code development
and we’ll see how to debug our designs using Integrated Logic Analyzer in Vivado.

Enter your comment here...

Fill in your details below or click an icon to log in:

Email (required) (Address never made public)

Name (required)

Website

You are commenting using your WordPress.com account. ( Log Out / Change )

You are commenting using your Google+ account. ( Log Out / Change )

You are commenting using your Twitter account. ( Log Out / Change )

You are commenting using your Facebook account. ( Log Out / Change )

Connecting to %s

%d bloggers like this: