FPGA Weekly Meetings 2017 – W2

This Tuesday

Paweł Strzempek will present his latest project: readout system designed for Digital JPET based on Virtex Ultrascale boards and AXI components.

Enter your comment here...

Fill in your details below or click an icon to log in:

Email (required) (Address never made public)

Name (required)

Website

You are commenting using your WordPress.com account. ( Log Out / Change )

You are commenting using your Twitter account. ( Log Out / Change )

You are commenting using your Facebook account. ( Log Out / Change )

Connecting to %s

%d bloggers like this: